Requirements

Modeling of

Embedded Systems



Rajesh Chandra Heidi Jugovic Randall Janka, Ph.D. Deepak Shankar

> BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt | 1

Biography

2 ELYSIUM

Global Product Data Interoperability Summit | 2017

- Rajesh Chandra is an Engineer in Digital Technology Department at Northrop Grumman at Baltimore, MD. Prior to Northrop Grumman he worked and Intel Corporation and Raytheon Company. His experience includes Application Specific Integrated Circuit (ASIC) and System on chip (SoC) design for signal processing and data server applications. He is also experienced in RF system development for application in communications including software-defined radio (SDR).
- Heidi Jugovic is a Systems Engineer who joined Northrop Grumman in 2007 after working as a JTAGS operator and crew chief for the Army. Her experience includes requirements development, modeling, test, training, technical documentation, and product demonstration. She is a Rhapsody and SysML practitioner whose passion is model based engineering. She is currently a systems engineer for the descriptive modeling group in Baltimore, MD and also serves as the chair of the Model Based Engineering Community of Practice for the corporation.







Biography

Global Product Data Interoperability Summit | 2017

- Dr. Randall Janka has over twenty-five years of experience in applied research, design, development ٠ and marketing of real-time embedded multiprocessing digital systems, tools and methodologies in different application domains including signal and image processing, communications, softwaredefined radio (SDR), cognitive SDR, electronic warfare, biometrics and enterprise architecture. He has his BSEE and MSEE from the University of Central Florida and his Ph.D. in Electrical and Computer Engineering from Georgia Tech. After spending too many years doing design and development the hard way, he began to glue disparate tools together to accomplish early MBE, which he refined when completing his dissertation for his doctorate as a Senior Research Engineer at GTRI. His early MBE work resulted in a provisional patent and a book published by Springer-Verlag in 2002, Specification and Design Methodology for Real-Time Embedded Systems. He has worked to advance MBE notions at commercial companies like Mercury Computer Systems ("system in a box") and Cadence Design Systems ("system on a chip"), where he was working when 9/11 happened, an event that led him to leave Silicon Valley to work in the national security sector within a year of that defining moment. He is currently working as a systems architect on different internal R&D projects and customer programs in the Northrop Grumman Mission Systems sector.
- Deepak Shankar is the founder and CEO of Mirabilis Design Inc. He is the inventor of VisualSim, the first industrial simulator for model-based system architecture exploration. Mr. Shankar has a BS in Electronics, MS in Computer Engineering and a MBA from University of California Berkeley. Mr. Deepak Shankar has presented at a number of technical and industrial conference and published over 40 papers in prominent magazines including IEEE and ORSA.




BOEING



Current Concept to Architecture

Global Product Data Interoperability Summit | 2017



BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt | 4

BOEING


2 ELYSIUM

NORTHROP GRUMMAN



Challenge – Convergence

Global Product Data Interoperability Summit | 2017





GPDIS_2017.ppt | 5

52 ELYSIUM

NORTHROP GRUMMAN

BOEING # ELYSIUM

Two Pieces to The Puzzle

Global Product Data Interoperability Summit | 2017

- System Model & Requirements Capture
 - Typically captured in SysML or DoDAF/UPDM
 - Tools such as Rhapsody, Cameo EA, PTC Integrity Modeler
 - System Model and Requirements have a cyclical relationship
- Higher Level Digital System Design Earlier in the Process
 - Prevent functionality from being misallocated early in design
 - Better foundation for digital design requirements needed
- Proposed process: Create a relationship between Digital System and System Model
 - A useful tool to encapsulate this process: VisualSim (and for this example, Rhapsody and SysML)



NORTHROP GRUM


BOEING



Proposed Flow

Global Product Data Interoperability Summit | 2017

act [Package] Example [VisualSimProcess]




GPDIS 2017.ppt | 7

같 ELYSIUM

Modeling Approach – Leveraging VisualSim

Global Product Data Interoperability Summit | 2017



Processor Modeling in VisualSim

Global Product Data Interoperability Summit | 2017

Key information

- Instruction list, Instruction latency, Interfaces, cache, pipeline activity, clock frequency
- Tasks are modeled using sample instruction list
 - Estimate expected number of source lines of code and percentage of each type for given task
 - Representative instruction set used for end-to-end task delay, throughput and power calculation estimates

Sample task

Description Arithmetic Branch Load_Store Floating	IU add BR *b LS la	nemonic List */ addi addis addze *beq *bgt *bl *ble lbz lfd li lis lwz slu dd fcmpu fdiv fmr fi	*blr *blt *bne *br wi srawi stb stfd	ng *bnl; stw stwu subf;		Instruction list
Task_Name	Number_Instruct	ons Type Type_Pct	Type Type_Pct	Type Type_Pct	Type Type_Pct	Task
FFT	1250	IU 75	BR 5	FP 10	LS 10;	
Transpose	600	IU 75	BR 5	FP 10	LS 10;	

🛱 ELYSIUM

ORTHROP GRUMMAN

CEDEING



Firmware Modeling in VisualSim

Global Product Data Interoperability Summit | 2017

VORTHROP GRUMMAN

- Key information Latency, data queue size
- Cycle accurate models available for interfaces PCIe, DDR memory
- Option to include design blocks Verilog/VHDL, MATLAB
- Generate requirements to do firmware design






Proposed Flow – System Model (Initial)

Global Product Data Interoperability Summit | 2017

- Create top level System requirements
- Perform functional analysis
 - Key artifact for this effort -> activity diagrams with swimlanes that represent the hardware of interest
- Create parametric diagrams
 - Define Key Performance Parameters (KPP) power, latency etc.
 - Create constraints related to these KPPs
 - Apply constraints to attributes of the blocks that the swimlanes represent in the activity diagrams of interest
- Output CSV file
 - Used by VisualSim to model "Digital System"
 - Semi-automated process (more automation in future)



Capture system model in CSV (text) file

🗱 ELYSIUM

NORTHROP GRUMMAN

 OBAL PRODUCT DAT

ROPERABILIT


BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt [11

Proposed Flow - System Model to VisualSim Interface

Global Product Data Interoperability Summit | 2017

- For this example, export is semiautomated using a template in Rhapsody's ReporterPLUS utility
 - Table from the ReporterPLUS output is copied into Excel, manually edited for some information that could not be exported, and saved as a CSV file
- The export fields required in the export have been defined in a model and include:
 - Functional allocation
 - Functional flow and function interfaces (inputs/outputs)
 - Constraints
 - Operation Implementations or Action bodies
- Similar export could be done with most modeling tools (e.g., <example #1> or <example #2>), now that the interface is clearly defined

NORTHROP GRUMMAN



BOEING




BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt | 12

Proposed Flow – Digital System Modeling using VisualSim

Global Product Data Interoperability Summit | 2017

Create digital system model

- Uses System model output (CSV file)
- Map tasks to architectural components (uses internal library)
- Semi-automated process
- Performs architecture
 analysis
 - Uses scenarios & test cases from system level model
 - Perform data flow, timing and power analysis
 - Generates optimal digital processing system for given scenarios




- Output design requirements for sub-systems
 - Uses scenarios & test cases from system level model
 - Generates CSV file for use by system model as feedback to update

IORTHROP GRUMMAN

Proposed Flow – System Model (Final)

Global Product Data Interoperability Summit | 2017

- Update initial System model
 - Changes to functional allocation
 - Changes to interfaces
 - New attribute information describing important hardware characteristics
 - Based on CSV file exported from VisualSim model
- Capture design requirements for digital sub-system (HW/SW) blocks
- Update Key Performance
 Parameters for predicted
 performance



Ensures that design decisions made during analysis are captured in the **System of Record** for system design and are appropriately reflected in the requirements



NORTHROP GRUMMAN

 ROPERABILITY

BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt | 14

Case Study – Toll Road

Global Product Data Interoperability Summit | 2017

• Top level requirements

- o Record speed of vehicles
- Calculate vehicle congestion (number of vehicle in the system)
- o Calculate mean speed of vehicles
- Enforce max congestion (6 vehicles)
- o Store picture of incoming vehicle license plate
- o Store picture of outgoing vehicle license plate
- Maximum power consumption: 5W








Case Study – Toll Road SysML Model

Global Product Data Interoperability Summit | 2017

- Behavioral model in SysML
 - Defines CONOP and top level performance requirements



Case Study – VisualSim Inputs

Global Product Data Interoperability Summit | 2017


CSV file from System model

						System
Function Name	Next Behavior	Inputs	Outputs	Operation Implementatio	Allocated Block	Constraints
nitVehicles (first function)	if vehicleComing and Icontrol.isRoadOpen, then 8 if vehicleComing and if control.isRoadOpen, then 6 if vehicleLeaving, then 3	RoadOpen vehicle	void	int plateNumbers[] = {1, 2,	Vehicle	Speed<=80
				lastVehiclePic.setItsVehicl		CaptureSpee
akePicture (exitCamera)	11	Vehicle	Picture	e(vehicle);	exitCamera	d<=5
updateCongestionLevel	2		void	int newLevel = (int)(((double)currentNumberO fCars /	control	
				<pre>long durationInSeconds = (vehicle->getExitTime() - vehicle- >getEntryTime())/1000; if (durationInSeconds >= 0) {</pre>		
updateMeanSpeed	2	Vehicle	void	Real speedInMeterPerSec	control	
				lastVehiclePic.setItsVehicl		CaptureSpee
akePicture (entry Camera)	9	Vehicle	Picture	e(vehicle);	entryCamera	d<=5
				int defaultDrivingTimes[] = {200000, 150000, 110000, 120000, 130000}; for (int i = 0; i < 5; ++i) { vehicle[i].setId(plateNum		
RoadBlock	0	Vehicle		v->roadClosed();	Vehicle	Speed<=80
vehicleEntering: identifyVehicle	10	Picture	Vehicle	Vehicle* res = NULL; if (pic != NULL) res = pic->getItsVehicle(); return res;	control	
	_			if (vehicle != NULL) { addltsVehicle(vehicle- >getId(), vehicle); vehicle-		
vehicleEntering: recordVehicle	4	Vehicle	void	>setEntryTime(TimeServic	control	
				Vehicle* res = NULL; if (pic != NULL) res = pic->getItsVehicle();		
vehicleLeaving: identifyVehicle	12	Picture	Vehicle	return res;	control	
<u> </u>				if (vehicle != NULL) { currentNumberOfCars; removeltsVehicle(vehicle- >getId()); vehicle-		
vehicleLeaving: recordVehicleE	4.5	Vehicle		>setExitTime(TimeService		

Scenarios


Vehicle	Driving	Entry	Exit
ID	Time	Time	Time
1	10.0	2.0	0.0;
2	12.0	3.0	0.0;
3	8.0	5.0	0.0;
4	14.0	1.0	0.0;
5	6.0	4.0	0.0;

Parameters



BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt | 17





OBAL PRODUCT DATA


ROPERABI

Case Study – Digital System

Global Product Data Interoperability Summit | 2017

Digital model augments System model

Add timing related requirements








Case Study – VisualSim Behavioral Model

Global Product Data Interoperability Summit | 2017


Flow diagram – equivalent to SysML model



Case Study – VisualSim Hardware Model

Global Product Data Interoperability Summit | 2017

Hardware blocks elaborated in the model



ELYSIUM

BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS 2017.ppt | 20

Case Study – VisualSim Simulation Result


Global Product Data Interoperability Summit | 2017

Toll Road system traffic sim

x10⁻⁵ CongestionDisplay 4.5 Number of Cars in the Toll Road 4.0 Secs Latency in 3.5 3.0 2.5 2.0 0 10 15 20 25 30 35 40 45 50 55 60 5 0 5 10 15 Simulation Time (Secs) SpeedDisplay 2.4 2.5 II 2.2 2.0 2.0 Wiles/Sec 1.8 1.5 1.0 1.6 0.5 1.4 1.2 0.0 15 20 25 30 35 40 45 50 Simulation Time (Secs) 0 10

NORTHROP GRUMMAN

Key hardware (processor) parameters



BOEING is a trademark of Boeing Management Company Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved. GPDIS_2017.ppt | 21

BOEING

ELYSIUM

OBAL PRODUCT DATA

ROPERABIL




Case Study – Digital Sub-system Requirements

Global Product Data Interoperability Summit | 2017

Hardware design requirement

HW modules / sub-systems



HW specification

Clock Speed of the Processor :=400.0 MHz			
Processor Bus Clock Speed MHz	:=240.0 MHz		
Memory Speed MHz	:=350.0 MHz		
Memory Size	:=64.0 MBytes		
DMA Speed	:=400.0		
Ethernet switch speed	:= 100 MHz		
Ethernet bit rate	:= 100 MHz		
Memory Speed MHz Memory Size DMA Speed Ethernet switch speed	:=350.0 MHz :=64.0 MBytes :=400.0 := 100 MHz		

Cycle accurate interface blocks

• Performance requirement

Power *

- Peak: 3.375 W
- Average: 0.313

Processor latency

- Max: 45 us
- Average: 20 us

* 125% of values predicted by VisualSim

Sufficient information to perform digital system (HW/SW) design








Case Study – SysML Model (Final)

Global Product Data Interoperability Summit | 2017

reg [Package] RoadMonitoringPkg [Digital Design Hardware Reguirements]



System model reflect accurate sub-system requirements

ROPERABILITY





2 ELYSIUM

A BOEING

Copyright © 2017 Boeing. All rights reserved. Copyright © 2017 Northrop Grumman Corporation. All rights reserved.


BOEING is a trademark of Boeing Management Company

GPDIS 2017.ppt | 23

Summary

Global Product Data Interoperability Summit | 2017

- Conceived a MBE approach to closing the critical gap between requirements • modeling and system/sub-system specification and design
- Demonstrated work flow ۲
 - To build realistic analytical system model (digital system) for given operating environment •
 - To generate implementable requirements for digital HW/SW sub-systems •
- Path forward •
 - Communicate performance requirements via models (replace documents) •
 - Verify requirements compliance via models (replace documents) •



- Provide capability to vendor to analyze sub-system as a part of whole system while protecting intellectual properties
- Impact of sub-system noncompliance on system performance readily available

Copyright © 2017 Boeing. All rights reserved.

GPDIS_2017.ppt | 24