

Requirements

Modeling of

Embedded Systems

Rajesh Chandra
Heidi Jugovic
Randall Janka, Ph.D.
Deepak Shankar

GLOBAL PRODUCT DATA
INTEROPERABILITY
S U M M I T
2017



Biography

Global Product Data Interoperability Summit | 2017

- Rajesh Chandra is an Engineer in Digital Technology Department at Northrop Grumman at Baltimore, MD. Prior to Northrop Grumman he worked at Intel Corporation and Raytheon Company. His experience includes Application Specific Integrated Circuit (ASIC) and System on chip (SoC) design for signal processing and data server applications. He is also experienced in RF system development for application in communications including software-defined radio (SDR).
- Heidi Jugovic is a Systems Engineer who joined Northrop Grumman in 2007 after working as a JTACS operator and crew chief for the Army. Her experience includes requirements development, modeling, test, training, technical documentation, and product demonstration. She is a Rhapsody and SysML practitioner whose passion is model based engineering. She is currently a systems engineer for the descriptive modeling group in Baltimore, MD and also serves as the chair of the Model Based Engineering Community of Practice for the corporation.


Biography

Global Product Data Interoperability Summit | 2017

- Dr. Randall Janka has over twenty-five years of experience in applied research, design, development and marketing of real-time embedded multiprocessing digital systems, tools and methodologies in different application domains including signal and image processing, communications, software-defined radio (SDR), cognitive SDR, electronic warfare, biometrics and enterprise architecture. He has his BSEE and MSEE from the University of Central Florida and his Ph.D. in Electrical and Computer Engineering from Georgia Tech. After spending too many years doing design and development the hard way, he began to glue disparate tools together to accomplish early MBE, which he refined when completing his dissertation for his doctorate as a Senior Research Engineer at GTRI. His early MBE work resulted in a provisional patent and a book published by Springer-Verlag in 2002, Specification and Design Methodology for Real-Time Embedded Systems. He has worked to advance MBE notions at commercial companies like Mercury Computer Systems (“system in a box”) and Cadence Design Systems (“system on a chip”), where he was working when 9/11 happened, an event that led him to leave Silicon Valley to work in the national security sector within a year of that defining moment. He is currently working as a systems architect on different internal R&D projects and customer programs in the Northrop Grumman Mission Systems sector.
- Deepak Shankar is the founder and CEO of Mirabilis Design Inc. He is the inventor of VisualSim, the first industrial simulator for model-based system architecture exploration. Mr. Shankar has a BS in Electronics, MS in Computer Engineering and a MBA from University of California Berkeley. Mr. Deepak Shankar has presented at a number of technical and industrial conference and published over 40 papers in prominent magazines including IEEE and ORSA.

Current Concept to Architecture


Global Product Data Interoperability Summit | 2017



CONOP & Top-Level Requirements




- Insufficient sub-system information in Systems level model
- Non-optimal requirements to sub-systems
- Incorrect interpretation of sub-system requirements
- Disjointed approach leads to sub-optimal design




Challenge – Convergence

Global Product Data Interoperability Summit | 2017

Yesterday's System



Today's System



Two Pieces to The Puzzle


Global Product Data Interoperability Summit | 2017

- System Model & Requirements Capture
 - Typically captured in SysML or DoDAF/UPDM
 - Tools such as Rhapsody, Cameo EA, PTC Integrity Modeler
 - System Model and Requirements have a cyclical relationship
- Higher Level Digital System Design Earlier in the Process
 - Prevent functionality from being misallocated early in design
 - Better foundation for digital design requirements needed
- Proposed process: Create a relationship between Digital System and System Model
 - A useful tool to encapsulate this process: VisualSim (and for this example, Rhapsody and SysML)

Proposed Flow

Global Product Data Interoperability Summit | 2017


act [Package] Example [VisualSimProcess]



Modeling Approach – Leveraging VisualSim


Global Product Data Interoperability Summit | 2017

Conventional flow



Verify top-level interface and data flow last

Proposed flow



Verify top-level interface and data flow first

Processor Modeling in VisualSim

Global Product Data Interoperability Summit | 2017

- Key information
 - Instruction list, Instruction latency, Interfaces, cache, pipeline activity, clock frequency
- Tasks are modeled using sample instruction list
 - Estimate expected number of source lines of code and percentage of each type for given task
 - Representative instruction set used for end-to-end task delay, throughput and power calculation estimates

Sample task

Description	Type	Mnemonic List */
Arithmetic	IU	add addi addis addze cmlpw cmpw cmpwi creqv nop ori rlwinm xoris ;
Branch	BR	*b *beq *bgt *bl *ble *blr *blt *bne *bng *bnl;
Load_Store	LS	la lbz lfd li lis lwz slwi sravi stb stfd stw stwu subf;
Floating	FP	fadd fcmpl fdiv fmr fmul fneg fsub mfcrr mflr mr mtlr mulhw mulli mullw ;

Instruction list

Task_Name	Number_Instructions	Type	Type_Pct	Type	Type_Pct	Type	Type_Pct	Type	Type_Pct
FFT	1250	IU	75	BR	5	FP	10	LS	10 ;
Transpose	600	IU	75	BR	5	FP	10	LS	10 ;

Task

Firmware Modeling in VisualSim



Global Product Data Interoperability Summit | 2017

- Key information – Latency, data queue size
- Cycle accurate models available for interfaces – PCIe, DDR memory
- Option to include design blocks – Verilog/VHDL, MATLAB
- Generate requirements to do firmware design

Proposed Flow – System Model (Initial)

Global Product Data Interoperability Summit | 2017

- Create top level System requirements
- Perform functional analysis
 - Key artifact for this effort -> activity diagrams with swimlanes that represent the hardware of interest
- Create parametric diagrams
 - Define Key Performance Parameters (KPP) – power, latency etc.
 - Create constraints related to these KPPs
 - Apply constraints to attributes of the blocks that the swimlanes represent in the activity diagrams of interest
- Output – CSV file
 - Used by VisualSim to model “Digital System”
 - Semi-automated process (more automation in future)




takePicture (exitCamera)	11 Vehicle	Picture	lastVehiclePic.setVehicle(vehicle); return getVehiclePic();	exitCamera	CaptureSpeed=5
updateCongestionLevel	2	void	int newLevel = (int) ((double)currentNumberOfCars / (double)MAX_VHCL * 1000.0); setCongestionLevel(newLevel); long durationInSeconds = (vehicle->getExitTime() - vehicle->getEntryTime()) / 2000; if (durationInSeconds > 6) { Real speedInMeterPerSec = ROAD_LENGTH / durationInSeconds; // Meter per second setMeanSpeed((speedInMeterPerSec * 2000 * 3600)); }	control	
updateMeanSpeed	2 Vehicle	void	lastVehiclePic.setVehicle(vehicle); return getVehiclePic();	control	
takePicture (entry Camera)	9 Vehicle	Picture	return getVehiclePic();	entryCamera	CaptureSpeed=5

Capture system model in CSV (text) file

Proposed Flow - System Model to VisualSim Interface

Global Product Data Interoperability Summit | 2017

- For this example, export is semi-automated using a template in Rhapsody's ReporterPLUS utility
 - Table from the ReporterPLUS output is copied into Excel, manually edited for some information that could not be exported, and saved as a CSV file
- The export fields required in the export have been defined in a model and include:
 - Functional allocation
 - Functional flow and function interfaces (inputs/outputs)
 - Constraints
 - Operation Implementations or Action bodies
- Similar export could be done with most modeling tools (e.g., <example #1> or <example #2>), *now that the interface is clearly defined*



Proposed Flow – Digital System Modeling using VisualSim


Global Product Data Interoperability Summit | 2017

- Create digital system model

- Uses System model output (CSV file)
- Map tasks to architectural components (uses internal library)
- Semi-automated process

- Performs architecture analysis

- Uses scenarios & test cases from system level model
- Perform data flow, timing and power analysis
- Generates optimal digital processing system for given scenarios




- Output design requirements for sub-systems

- Uses scenarios & test cases from system level model
- Generates CSV file for use by system model as feedback to update

Proposed Flow – System Model (Final)

Global Product Data Interoperability Summit | 2017

- Update initial System model
 - Changes to functional allocation
 - Changes to interfaces
 - New attribute information describing important hardware characteristics
 - Based on CSV file exported from VisualSim model
- Capture design requirements for digital sub-system (HW/SW) blocks
- Update Key Performance Parameters for predicted performance




Ensures that design decisions made during analysis are captured in the **System of Record** for system design and are appropriately reflected in the requirements

Case Study – Toll Road

Global Product Data Interoperability Summit | 2017


- Top level requirements
 - Record speed of vehicles
 - Calculate vehicle congestion (number of vehicle in the system)
 - Calculate mean speed of vehicles
 - Enforce max congestion (6 vehicles)
 - Store picture of incoming vehicle license plate
 - Store picture of outgoing vehicle license plate
 - Maximum power consumption: 5W



Case Study – Toll Road SysML Model

Global Product Data Interoperability Summit | 2017

- Behavioral model in SysML
 - Defines CONOP and top level performance requirements



Case Study – VisualSim Inputs

Global Product Data Interoperability Summit | 2017

CSV file from System model

Function	Next behavior	Input	Output	Operation	block	constraint
Function Name	Next Behavior	Inputs	Outputs	Operation Implementation	Allocated Block	System Constraints
initVehicles (first function)	if vehicleComing and !control.isRoadOpen, then 8 if vehicleComing and if control.isRoadOpen, then 6 if vehicleLeaving, then 3	RoadOpen vehicle	void	int plateNumbers[] = {1, 2, lastVehiclePic.setItsVehicle(vehicle);	Vehicle	Speed<=80 CaptureSpeed<=5
takePicture (exitCamera)	11	Vehicle	Picture	int newLevel = (int)((double)currentNumberOfCars /	exitCamera	
updateCongestionLevel	2		void	long durationInSeconds = (vehicle->getExitTime() - vehicle->getEntryTime())/1000; if (durationInSeconds >= 0) {	control	
updateMeanSpeed	2	Vehicle	void	Real speedInMeterPerSec lastVehiclePic.setItsVehicle(vehicle);	control	CaptureSpeed<=5
takePicture (entry Camera)	9	Vehicle	Picture	int defaultDrivingTimes[] = {200000, 150000, 110000, 120000, 130000}; for (int i = 0; i < 5; ++i) { vehicle[i].setId(plateNum	entryCamera	
RoadBlock	0	Vehicle		v->roadClosed(); Vehicle* res = NULL; if (pic != NULL) res = pic->getItsVehicle(); return res;	Vehicle	Speed<=80
vehicleEntering: identifyVehicle	10	Picture	Vehicle	if (vehicle != NULL) { addItsVehicle(vehicle->getId(), vehicle); vehicle->	control	
vehicleEntering: recordVehicle	4	Vehicle	void	>setEntryTime(TimeService Vehicle* res = NULL; if (pic != NULL) res = pic->getItsVehicle(); return res;	control	
vehicleLeaving: identifyVehicle	12	Picture	Vehicle	if (vehicle != NULL) { currentNumberOfCars--; removesVehicle(vehicle->getId()); vehicle->	control	
vehicleLeaving: recordVehicle	4, 5	Vehicle	Vehicle	>setExitTime(TimeService	control	

Scenarios

Vehicle ID	Driving Time	Entry Time	Exit Time
1	10.0	2.0	0.0;
2	12.0	3.0	0.0;
3	8.0	5.0	0.0;
4	14.0	1.0	0.0;
5	6.0	4.0	0.0;

Parameters


- Toll Road distance: 20
- Max congestion level: 6
- Ethernet cable length: 10
- Camera
 - Image width: 320
 - Image height: 240
 - Bytes per pixel: 3

Additional parameters for HW/SW system

Case Study – Digital System

Global Product Data Interoperability Summit | 2017


- Digital model augments System model
 - Add timing related requirements



Case Study – VisualSim Behavioral Model

Global Product Data Interoperability Summit | 2017


- Flow diagram – equivalent to SysML model



Case Study – VisualSim Hardware Model

Global Product Data Interoperability Summit | 2017



- Hardware blocks elaborated in the model




Case Study – VisualSim Simulation Result

Global Product Data Interoperability Summit | 2017

Toll Road system traffic sim




Key hardware (processor) parameters



Peak latency:
45us

Ave latency:
20 us



Peak power:
2.7 W

Ave power:
0.25 W

Case Study – Digital Sub-system Requirements

Global Product Data Interoperability Summit | 2017

- Hardware design requirement

HW modules / sub-systems

```
{Device_1 = "PowerPC 750",  
Device_10 = "SDRAM",  
Device_2 = "DMA",  
Device_3 = "BusArbiter",  
Device_4 = "entryCamera",  
Device_5 = "exitCamera",  
Device_6 = "EntryEthernetWire",  
Device_7 = "ExitEthernetWire",  
Device_8 = "EntryAFE",  
Device_9 = "ExitAFE"}
```

HW specification

Clock Speed of the Processor	:=400.0 MHz
Processor Bus Clock Speed MHz	:=240.0 MHz
Memory Speed MHz	:=350.0 MHz
Memory Size	:=64.0 MBytes
DMA Speed	:=400.0
Ethernet switch speed	:= 100 MHz
Ethernet bit rate	:= 100 MHz

Cycle accurate interface blocks

- Performance requirement

```
Power *  
• Peak: 3.375 W  
• Average: 0.313  
Processor latency  
• Max: 45 us  
• Average: 20 us
```


* 125% of values predicted by VisualSim

Sufficient information to perform digital system (HW/SW) design

Case Study – SysML Model (Final)

Global Product Data Interoperability Summit | 2017

req [Package] RoadMonitoringPkg [Digital Design Hardware Requirements]




System model reflect accurate sub-system requirements

Summary

Global Product Data Interoperability Summit | 2017

- Conceived a MBE approach to closing the critical gap between requirements modeling and system/sub-system specification and design
- Demonstrated work flow
 - To build realistic analytical system model (digital system) for given operating environment
 - To generate implementable requirements for digital HW/SW sub-systems
- Path forward
 - Communicate performance requirements via models (replace documents)
 - Verify requirements compliance via models (replace documents)



- Provide capability to vendor to analyze sub-system as a part of whole system while protecting intellectual properties
- Impact of sub-system non-compliance on system performance readily available